Vertical type semiconductor devices and methods of manufacturing the same

ABSTRACT

A vertical type semiconductor device includes insulation patterns on a substrate and spaced apart from each other in a first direction perpendicular to a top surface of the substrate, a channel structure on the substrate and penetrating through the insulation patterns, a first conductive pattern partially filling a gap between the insulation patterns adjacent to each other in the first direction and the channel structure and having a slit in a surface thereof, the slit extending in a direction parallel with the top surface of the substrate, and a second conductive pattern on the first conductive pattern in the gap and filling the slit.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a Continuation of U.S. application Ser. No. 16/122,037, filed on Sep. 5, 2018, which claims priority under 35 USC § 119 to Korean Patent Application No. 10-2017-0159648, filed on Nov. 27, 2017 in the Korean Intellectual Property Office (KIPO), the contents of each of which are herein incorporated by reference in their entirety.

BACKGROUND 1. Field

Example embodiments relate to semiconductor devices and methods of manufacturing the same. More particularly, example embodiments relate to vertical type semiconductor devices and methods of manufacturing the same.

2. Description of the Related Art

In a vertical type semiconductor device, a channel layer of a channel structure may be electrically connected to a substrate. However, as an aspect ratio of the channel structure increases, an electrical connection between the channel layer and the substrate may be difficult.

SUMMARY

Example embodiments provide a vertical type semiconductor device including gate structures.

According to example embodiments, there is provided a vertical type semiconductor device. The vertical type semiconductor device includes insulation patterns on a substrate and spaced apart from each other in a first direction perpendicular to a top surface of the substrate, a channel structure on the substrate and penetrating through the insulation patterns, a first conductive pattern partially filling a gap between the insulation patterns adjacent to each other in the first direction and the channel structure and having a slit in a surface thereof, the slit extending in a direction parallel with the top surface of the substrate, and a second conductive pattern on the first conductive pattern in the gap and filling the slit.

According to example embodiments, there is provided a vertical type semiconductor device. The vertical type semiconductor device includes insulation patterns on a substrate and spaced apart from each other in a first direction perpendicular to a top surface of the substrate, the insulation pattern extending a second direction parallel to the top surface of the substrate, channel structures on the substrate, each channel structure penetrating through the insulation patterns, and a gate structure in a gap between the insulation patterns adjacent to each other in the first direction and the channel structure, the gate structure extending in the second direction. The gate structure includes a first conductive pattern along a top surface and a bottom surface of the insulation patterns and the channel structure and having a slit in a surface thereof, and a second conductive pattern on the first conductive pattern to filling the slit and including a material different from the first conductive pattern.

According to example embodiments, there is provided a vertical type semiconductor device. The vertical type semiconductor device includes pattern structures including gate structures and insulation patterns alternately and repeatedly stacked on a substrate in a first direction perpendicular to a top surface of the substrate, channel structures penetrating through the insulation patterns, and a common source line between the pattern structures, extending in a second direction parallel with the top surface of the substrate and contacting the substrate. The gate structure includes a first conductive pattern having a slit extending in a direction parallel with the top surface of the substrate, and a second conductive pattern on the first conductive pattern filling the slit.

According to example embodiments, a gate structure in each level may include a first conductive pattern having a slit and a second conductive pattern filling the slit. Accordingly, an empty space may not be formed in the gate structure. Therefore, the insulation pattern may be reduced or prevented from being inclined or bended due to the empty space. Further, since the insulation pattern is formed to be structurally stable, a short circuit failure between the gate structures arranged on and under the insulation patterns may be reduced or prevented.

BRIEF DESCRIPTION OF THE DRAWINGS

Example embodiments will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings. FIGS. 1 to 23 represent non-limiting, example embodiments as described herein.

FIGS. 1, 2A, 2B and 3 are plan views and cross-sectional views illustrating a vertical type semiconductor device in accordance with example embodiments.

FIGS. 4 to 20 are cross-sectional views and plan views illustrating a method of manufacturing a vertical type semiconductor device in accordance with example embodiments.

FIGS. 21 and 22 are cross-sectional views illustrating a vertical type semiconductor device in accordance with example embodiments.

FIG. 23 is a cross-sectional view illustrating a method of manufacturing a vertical type semiconductor device in accordance with example embodiments.

DESCRIPTION OF EXAMPLE EMBODIMENTS

Hereinafter, example embodiments will be described more fully with the accompanying drawings.

FIGS. 1, 2A, 2B and 3 are plan views and cross-sectional views illustrating a vertical type semiconductor device in accordance with example embodiments.

FIG. 1 is a cross-sectional view taken along a line A-A′ in FIG. 2A, and FIG. 3 is an enlarged view illustrating a portion “A” in FIG. 1. FIG. 2A is a plan view illustrating the vertical type semiconductor device when viewed from the top. FIG. 2B is a plan view taken along a line I-I′ in FIG. 1. That is, FIG. 2B is a plan view taken along a direction parallel with a top surface of a semiconductor substrate, which illustrates a slit portion.

In all figures in this specification, a direction substantially perpendicular to a top surface of a semiconductor substrate is referred to as a first direction, and two directions substantially parallel to the top surface of the semiconductor substrate and crossing each other are referred to as a second direction and a third direction, respectively. The first and second directions are substantially perpendicular to each other.

Referring to FIGS. 1, 2A, 2B and 3, a vertical type semiconductor device may include pattern structures including gate structures 156 and insulation patterns 102 a, 106 a, 110 a alternately and repeatedly stacked on a semiconductor substrate 100, channel structures 134 penetrating through the pattern structures, and a common source line 162 between the pattern structures and making contact with the semiconductor substrate 100. A semiconductor pattern 114 may be provided between the semiconductor substrate 100 and the channel structure 134.

The semiconductor substrate 100 may include a semiconductor material such as silicon, germanium, silicon-germanium, etc., or III-V compounds such as Gap, GaAs, GaSb, etc. The semiconductor substrate 100 may be a silicon-on-insulator (SOI) substrate or germanium-on-insulator (GOI) substrate.

The pattern structure may extend in the second direction, and a plurality of the pattern structures may be arranged along the third direction. Accordingly, a trench 140 may be provided between the pattern structures to extend in the second direction. The trench 140 may expose the semiconductor substrate 100.

The channel structure 134 may penetrate through the pattern structure and extend in the first direction.

In example embodiments, the channel structure 134 may be provided on the semiconductor pattern 114 which protrudes from the semiconductor substrate 100 in the first direction. In some example embodiments, although it is not illustrated in the figures, the channel structure 134 may make contact with the semiconductor substrate 100.

The channel structure 134 may be formed within a channel hole 112 which penetrates through the pattern structure. The channel structure 134 may include a first blocking pattern 120 a, a charge storage pattern 122 a, a tunnel insulation pattern 124 a, a channel pattern 128, a buried insulation pattern 130 and the pad pattern.

The first blocking pattern 120 a, the charge storage pattern 122 a, the tunnel insulation pattern 124 a may be sequentially stacked on a sidewall of the channel hole 112. The channel pattern 128 may be formed along surfaces of the tunnel insulation pattern 124 a and the semiconductor pattern 114. Accordingly, the channel pattern 128 may have a cylindrical shape. The channel pattern 128 may be electrically connected to the semiconductor substrate 100 through the semiconductor pattern 114. The buried insulation pattern 130 may be provided on the channel pattern 128, and may completely fill the channel hole 112.

The tunnel insulation pattern 124 a, the first blocking pattern 120 a and the buried insulation pattern 130 may include an oxide such as silicon oxide, and the charge storage pattern 122 a may include a nitride such as silicon nitride. The channel pattern 128 may include, for example, polysilicon.

The pad pattern 132 may be provided on the first blocking pattern 120 a, the charge storage pattern 122 a, the tunnel insulation pattern 124 a, the channel pattern 128 and the buried insulation pattern 130 in an upper portion of the channel hole 112. The pad pattern 130 may include, for example, polysilicon. Although it is not illustrated in the figures, a contact plug and a bit line may be further provided on the pad pattern 132.

In the pattern structure, the insulation patterns 102 a, 106 a, 110 a may be provided on the semiconductor substrate 100, and may be arranged to be spaced apart from the each other in the first direction.

The insulation patterns 102 a, 106 a, 110 a may include a pad insulation pattern 102 a, a first insulation pattern 106 a and second insulation patterns 110 a. The pad insulation pattern 102 a, the first insulation pattern 106 a and the second insulation patterns 110 a may be arranged to be spaced apart from each other in the first direction. The insulation patterns 102 a, 106 a, 110 a may extend in the second direction. The insulation patterns 102 a, 106 a, 110 a may include silicon oxide.

The gate structure 156 may be arranged between the insulation patterns 102 a, 106 a, 110 a adjacent to each other in the first direction. The gate structure 156 may be formed on the sidewall of the channel structure 134. The gate structure 156 may extend in the second direction.

In example embodiments, the lowermost gate structure 156 may function as a ground selection line GSL, and one or two uppermost gate structures 156 may function as a string selection line SSL. The gate structures 156 between the ground selection line and the string selection line may function as a word line.

The gate structures 156 may be formed in first gaps 142 a between the second insulation patterns 110 a and between the first insulation pattern 106 a and the second insulation pattern 110 a, and in a second gap 142 b between the pad insulation pattern 102 a and the first insulation pattern 106 a, respectively. The gate structures 156 formed within the first and second gaps 142 a, 142 b may have substantially the same shape.

Hereinafter, in the first and second gaps 142 a, 142 b, a portion corresponding to the insulation pattern portion in an upper portion of each gap may be referred to as a first portion, a portion corresponding to the sidewall of the channel structure 134 or the semiconductor pattern 114 may be referred to as a second portion, and a portion corresponding to the insulation pattern in a lower portion of each gap may be referred to as a third portion.

The gate structure 156 may include a first conductive pattern 150 a and a second conductive pattern 154 a. In example embodiments, the gate structure 156 may further include a barrier pattern 146 a surrounding a top surface, a sidewall and a bottom surface of the first conductive pattern 150 a.

The barrier pattern 146 a may be provided conformally along the first portion, the second portion and the third portion of each of the first and second gaps 142 a, 142 b. The barrier pattern 146 a may include, for example, titanium, titanium nitride, tantalum, tantalum nitride, etc.

The first conductive pattern 150 a may be provided on the barrier pattern 146 a to partially fill the first and second gaps 142 a, 142 b. The first conductive pattern 150 a may be formed along the first portion, the second portion and the third portion of each of the first and second gaps 142 a, 142 b, and may have a long and narrow slit 152 in a direction parallel with the top surface of the semiconductor substrate 100 between the first portion and the third portion. The slit 152 may be formed in a surface of the first conductive pattern 150 a.

The slit 152 may be formed in a middle region of each of the first and second gaps 142 a, 142 b in the first direction.

In the first conductive pattern 150 a, an entrance of the slit 152 adjacent to the trench 140 may be opened toward the trench 140. In example embodiments, the entrance of the slit 152 may have a width in the first direction less than other portions of the slit 152.

The first conductive pattern 150 a may include a metal material having a low resistance. The first conducive pattern 150 a may include, for example, tungsten.

The second conductive pattern 154 a may be provided on the first conductive pattern 150 a and the barrier pattern 146 a, to cover surfaces of the first conductive pattern 150 a and the barrier pattern 146 a. The second conductive pattern 154 a may fill the slit 152 of the first conductive pattern 150 a. The second conductive pattern 154 a may be provided within the first and second gaps 142 a, 142 b.

The second conductive pattern 154 a may include a metal or a metal nitride capable of easily filling the narrow slit 152. The second conductive pattern 154 a may include, for example, titanium, titanium nitride, tantalum, tantalum nitride, etc. As an example, the second conductive pattern 154 a may include titanium nitride.

In example embodiments, a second blocking layer 144 may further be provided along the sidewall of the second insulation pattern 110 a and the surfaces of the first and second gaps 142 a, 142 b. The second blocking layer 144 may make contact with the first blocking pattern 120 a of the channel structure 134. Accordingly, the first blocking pattern 120 a and the second blocking layer 144 may be provided as one blocking structure. Additionally, the second blocking layer 144 may make contact with the semiconductor pattern 114.

In example embodiments, the second blocking layer 144 may include a metal oxide. The second blocking layer 144 may include, for example, aluminum oxide, zirconium oxide, hafnium oxide, etc.

As illustrated in FIG. 2B, in a plan view taken along a direction parallel with a top surface of a semiconductor substrate, which illustrates the slit portion of the gate structure 156, the second blocking layer 144 and the barrier pattern 146 a may be provided on the sidewall of the channel structure 134, and the first conductive pattern 150 a may be provided on the barrier pattern 146 a to surround the channel structure 134. The second conductive pattern 154 a may be provided on the first conductive pattern 150 a.

As the second conductive pattern 154 a fills the slit portion, an empty space may be removed from the gate structure 156.

In example embodiments, the gate structure 156 including the barrier pattern 146 a, the first conductive pattern 150 a and the second conductive pattern 154 a stacked on each other may not completely fill the first and second gaps 142 a, 142 b. That is, a space may be provided between the sidewall of the gate structure 156 and the sidewall of the insulation patterns 102 a, 106 a, 110 a, in the first and second gaps 142 a, 142 b.

The sidewall of the gate structure 156, the sidewall of the insulation patterns 102, 106 a, 110 a and the surface of the semiconductor substrate 100 may be exposed by the trench 140.

An insulation spacer 160 may be provided on the sidewall of the trench 140. The insulation spacer 160 may cover the sidewall of the gate structure 156 and the sidewalls of the insulation patterns 102 a, 106 a, 110 a.

The common source line 162 may be provided on the insulation spacer 160 to fill the trench 140.

The common source line 162 may include a metal material. As an example, the common source line 162 may include tungsten.

Although it is not illustrated in the figures, a third insulation layer may be provided on the second insulation pattern 110 a, the common source line 162 and the insulation spacer 160, and a contact plug may be provided to penetrate through the third insulation layer to make contact with the pad pattern. A bit line may be provided to make contact with the contact plug.

FIGS. 4 to 20 are cross-sectional views and plan views illustrating a method of manufacturing a vertical type semiconductor device in accordance with example embodiments.

FIGS. 4, 5, 7 to 9 and 11 to 19 are cross-sectional views, and FIGS. 6 and 10 are plan views. FIGS. 14, 16 and 19 are enlarged cross-sectional views illustrating a portion “A” in FIGS. 13, 15 and 18, respectively.

Referring to FIG. 4, pad insulation layer 102 may be formed on a semiconductor substrate 100. A lower sacrificial layer 104 may be formed on the pad insulation layer 102. A first insulation layer 106 may be formed on the lower sacrificial layer 104. A sacrificial layer 108 and a second insulation layer 110 may be alternately and repeatedly formed on the first insulation layer 106.

In example embodiments, the lower sacrificial layer 104 may be provided as a mold layer for forming a ground selection line. The sacrificial layers 108 may be provided as a mold layer for forming a word line and a string selection line.

In example embodiments, the pad insulation layer 102 may have a thickness in the first direction less than the first insulation layer 106 and the second insulation layers 110. The first insulation layer 106 may have a thickness in the first direction greater than the second insulation layers 110.

The pad insulation layer 102, the first insulation layer 106 and the second insulation layers 110 may include silicon oxide. The lower sacrificial layer 104 and the sacrificial layers 108 may include silicon nitride.

The pad insulation layer 102, the first insulation layer 106, the second insulation layers 110, the lower sacrificial layer 101 and the sacrificial layers 108 may be formed by, for example, a chemical vapor deposition (CVD) process, an atomic layer deposition process (ALD) process, etc. As an example, the pad insulation layer 102 may be formed by a thermal oxidation process.

Referring to FIGS. 5 and 6, an etching mask pattern (not illustrated) may be formed on the uppermost second insulation layer 110, and the second insulation layers 110, the sacrificial layers 108, the first insulation layer 106, the lower sacrificial layer 104 and the pad insulation layer 102 may be etched using the etching mask pattern, to form a plurality of channel holes 112 which expose a top surface of the semiconductor substrate 100. In example embodiments, the top surface of the semiconductor substrate 100 may be partially etched. The channel holes 112 may be arranged in each cell block. A plurality of the channel holes 112 may be arranged in the second and third directions in one cell block.

Referring to FIG. 7, a semiconductor pattern 114 may be formed to partially fill a lower portion of each of the channel holes 112. The semiconductor pattern 114 may be formed on the semiconductor substrate 100 exposed through each of the channel holes 112. A first blocking layer 120, a charge storage layer 122 and a tunnel insulation layer 124 may be sequentially formed conformally on a sidewall of the channel hole 112, the top surface of the semiconductor pattern 114, and the uppermost second insulation layer 110.

For example, a selective epitaxial growth (SEG) process may be performed using the exposed top surface of the semiconductor substrate 100 by the channel holes 122 as a seed to form the semiconductor pattern 114 partially filling the channel holes 112. The semiconductor pattern 114 may be formed to include single crystalline silicon or single crystalline germanium and, in some cases, n type or p type impurities may be doped hereinto.

In example embodiments, the semiconductor pattern 114 may be provided as a channel pattern of a lowermost ground selection transistor. Therefore, a top surface of the semiconductor pattern 114 may be formed to be positioned between a top surface and a bottom surface of the first insulation layer 106. Because the first insulation layer 106 has the thickness greater than the second insulation layer 110 formed thereon, the semiconductor pattern 114 may be formed by the epitaxial growth process such that the top surface of the semiconductor pattern 114 may be positioned between the top surface and the bottom surface of the first insulation layer 106.

In example embodiments, the first blocking layer 120 may be formed to include silicon oxide, the charge storage layer 122 may be formed to include silicon nitride, and the tunnel insulation layer 124 may be formed to include silicon oxide. The first blocking layer 120, the charge storage layer 122 and the tunnel insulation layer 124 may be formed by a chemical vapor deposition process or an atomic layer deposition process.

Referring to FIG. 8, a channel structure 134 may be formed on the semiconductor pattern 114 to fill the channel hole 112. The channel structure 134 may include a first blocking pattern 120 a, a charge storage pattern 122 a, a tunnel insulation pattern 124 a, a channel pattern 128, a buried insulation pattern 130 and a pad pattern 132.

For example, the tunnel insulation layer 124, the charge storage layer 122 and the first blocking layer 120 may be anisotropically etched sequentially, to form the first tunnel insulation pattern 124 a, the charge storage pattern 122 a and the first blocking pattern 120 a on the sidewall of the channel hole 112.

In the etch process, portions of the tunnel insulation layer 124, the charge storage layer 122 and the first blocking layer 120 formed on the semiconductor pattern 114 and the second insulation layer 110 may be removed. Accordingly, the top surface of the semiconductor pattern 114 may be exposed within the channel hole 112.

In example embodiments, before performing the anisotropic etch process, a process of forming a protection spacer (not illustrated) on the tunnel insulation layer 124 formed on the sidewall of the channel hole 112 may be further performed. During the etch process, the protection spacer may protect the tunnel insulation layer 124, the charge storage layer 122 and the first blocking layer 120 on the sidewall of the channel hole 112. After performing the anisotropic etch process, the protection spacer may be removed.

In example embodiments, a channel layer may be formed conformally on the semiconductor pattern 114, the tunnel insulation pattern 124 a and the second insulation layer 110, and a buried insulation layer may be formed on the channel layer to completely fill the channel holes 112. The buried insulation layer and the channel layer may be planarized until the top surface of the second insulation layer 110 is exposed. Accordingly, the channel pattern 128 and the buried insulation pattern 130 may be formed. The channel pattern 128 may have a cylindrical shape making contacting with the semiconductor pattern 114. The buried insulation pattern 130 may have a pillar shape.

In some example embodiments, a channel layer may be formed on the semiconductor pattern 114, the tunnel insulation pattern 124 a and the second insulation layer 110 to completely fill the channel hole 112, and the channel layer may be planarized until the top surface of the second insulation layer 110 is exposed, to form a channel pattern. In example embodiments, the channel pattern may have a pillar shape, and the buried insulation pattern may not be formed.

Then, upper portions of the channel pattern 128, the buried insulation pattern 130, the tunnel insulation pattern 124 a, the charge storage pattern 122 a and the first blocking pattern 120 a may be removed to form an opening, and a conductive material may be formed in the opening to form the pad pattern 132. The pad pattern 132 may include polysilicon.

Referring to FIGS. 9 and 10, the second insulation layers 110, the sacrificial layer 108, the first insulation layer 106, the lower sacrificial layer 104 and the pad insulation layer 102 may be partially removed to form a trench 140 which exposes the top surface of the semiconductor substrate 100.

In example embodiments, the trench 140 may be formed to extend in the second direction, and a plurality of the trenches 140 may be arranged along the third direction. The cell block region may be separated by the trench 140.

As the trench 140 is formed, a mold structure including the pad insulation pattern 102 a, the lower sacrificial pattern 104 a, the first insulation pattern 106 a, the sacrificial patterns 108 a and the second insulation patterns 110 a may be formed. The mold structure may extend in the second direction.

The second insulation patterns 110 a, the sacrificial patterns 108 a, the first insulation pattern 106 a, the lower sacrificial pattern 104 a and the pad insulation pattern 102 a may be exposed through a sidewall of the trench 140.

Referring to FIG. 11, the lower sacrificial pattern 104 a and the sacrificial patterns 108 a exposed by the trench 140 may be selectively removed. Accordingly, first gaps 142 a may be formed between the second insulation patterns 110 a and between the first insulation pattern 106 a and the second insulation pattern 110 a respectively, and a second gap 142 b may be formed between the pad insulation pattern 102 a and the first insulation pattern 106 a.

The process of selectively removing the lower sacrificial pattern 104 a and the sacrificial patterns 108 a may include an isotropic etch process. In example embodiments, the sacrificial patterns 108 a and the lower sacrificial pattern 104 a exposed by the trench 140 may be removed by a wet etch process using an etching solution including phosphoric acid or sulfuric acid.

The ground selection line may be formed in the lowermost second gap 142 b by a following process. A portion of the sidewall of the semiconductor pattern 114 may be exposed by the second gap 142 b. The word lines and the string selection lines may be formed in the first gaps 142 a by a following process. The first blocking pattern 120 a of the channel structure 134 may be exposed by the first gap 142 a.

Referring to FIG. 12, a second blocking layer 144 may be formed conformally on the pad insulation pattern 102 a, the semiconductor pattern 114, the first insulation pattern 106 a, the second insulation patterns 110 a, the first blocking pattern 120 a exposed by the trench 140 and the first and second gaps 142 a, 142 b. A barrier layer 146 may be formed on the second blocking layer 144.

In example embodiments, the second blocking layer 144 may be formed to include a metal oxide such as aluminum oxide, hafnium oxide, zirconium oxide, etc. The barrier layer 146 may be formed to include titanium nitride, tantalum nitride, titanium, tantalum, etc.

As the second blocking layer 144 and the barrier layer 146 are formed, an inner width in the first direction of each of the first and second gaps 142 a, 142 b may be decreased.

Referring to FIGS. 13 and 14, a first conductive layer 150 may be formed on the barrier layer 146 to fill the first and second gaps 142 a, 142 b. The first conductive layer 150 may include a metal material. For example, the first conductive layer 150 may be formed to include tungsten.

For example, the first conductive layer 150 may be formed by a chemical vapor deposition process or an atomic layer deposition process. The first conductive layer 150 may be deposited along a profile of the underlying layer to have a uniform thickness. Accordingly, the conductive layer 150 may be formed on the sidewall and a bottom surface of the trench 140 and a first portion, a second portion and a third portion of each of the first and second gaps 142 a, 142 b. Therefore, as the first conductive layer 150 may be formed on the barrier layer 146 to have the thickness of about at least a half of the inner width in the first direction of the first and second gaps 142 a, 142 b, the first and second gaps 142 a, 142 b may be filled with the first conductive layer 150.

However, because the inner width of the first and second gaps 142 a, 142 b is relatively small, deposition sources gases for forming the first conductive layer 150 may not easily flow into the first and second gaps 142 a, 142 b. Before the first conductive layer 150 is formed to have a sufficient thickness to completely fill the first and second gaps 142 a, 142 b, a portion of the first conductive layer 150 formed on an entrance of the first and second gaps 142 a, 142 b in communication with the trench 140 may be formed relatively thicker. In example embodiments, the entrance of the first and second gaps 142 a, 142 b may be closed by the first conductive layer 150. When the entrance of the first and second gaps 142 a, 142 b is closed, the deposition source gases may not flow into the first and second gaps 142 a, 142 b any more, so that the inner spaces of the first and second gaps 142 a, 142 b may not be completely filled with the first conductive layer 150. Accordingly, a slit 152, which is a long and thin void in a direction parallel with the top surface of the semiconductor substrate 100, may be formed in the first and second gaps 142 a, 142 b. The slit 152 may be formed in a middle region of each of the first and second gaps 142 a, 142 b in the first direction. In example embodiments, a width in the first direction of the slit 152 at the entrance of the first and second gaps 142 a, 142 b adjacent to the trench 140 may be relatively narrower.

Referring to FIGS. 15 and 16, the first conductive layer 150 and the barrier layer 146 may be partially etched to form a first conductive pattern 150 a and a barrier pattern 146 a in the first and second gaps 142 a, 142 b.

For example, in the etch process, portions of the first conductive layer 150 and the barrier layer 146 formed on the second insulation patterns 110 a, the first insulation pattern 106 a, the pad insulation pattern 102 a and the semiconductor substrate 100 may be removed. Accordingly, the second blocking layer 144 on the second insulation pattern 110 a, the first insulation pattern 106 a, the pad insulation pattern 102 a and the semiconductor substrate 100 may be exposed. Additionally, portions of the first conductive layer 150 and the barrier layer 146 formed on the entrance of the first and second gaps 142 a, 142 b may be removed. Accordingly, the first conductive pattern 150 a and the barrier pattern 146 a may be formed. The etch process may include an isotropic etch process.

In the etch process, the portion of the first conductive layer 150 having a relatively greater thickness at the entrance of the first and second gaps 142 a, 142 b may be removed, to open an inner space of the slit 152. Accordingly, the slit 152 may be in communication with the trench 140.

In example embodiments, the first conductive pattern 150 a may be formed along the first portion, the second portion and the third portion of each of the first and second gaps 142 a, 142 b, and may include the slit 152 between the first portion and the third portion. That is, the first conductive pattern 150 a may remain on the sidewalls of the semiconductor pattern 114 exposed by the second gap 142 b and the channel structure 134 exposed by the first gap 142 a.

Referring to FIG. 17, a second conductive layer 154 may be formed on the exposed second blocking layer 144, the barrier pattern 146 a and the first conductive pattern 150 a. The second conductive layer 154 may completely fill the slit 152 of the first conductive pattern 150 a. The second conductive layer 154 may be formed along the sidewall and the bottom surface of the trench 140 to partially fill the trench 140.

The second conductive layer 154 may be formed by a chemical vapor deposition process or an atomic layer deposition process.

The second conductive layer 154 may include a material capable of fill the narrow slit 152. The second conductive layer 154 may include a material different from the first conductive pattern 150 a. In example embodiments, the second conductive layer 154 may include titanium, titanium nitride, tantalum, tantalum nitride, etc. The second conductive layer 154 may include, for example, titanium nitride.

Referring to FIGS. 18 and 19, the second conductive layer 154 may be partially etched to form a second conductive pattern 154 a on the first conductive pattern 150 a and the barrier pattern 146 a. The second conductive pattern 154 a may be formed in the first and second gaps 142 a, 142 b.

For example, in the etch process, portions of the second conductive layer 154 formed on the second insulation patterns 110 a, the first insulation pattern 106 a, the pad insulation pattern 102 a and the semiconductor substrate 100 may be removed, so that the second blocking layer 144 may be exposed. Additionally, a portion of the second conductive layer 154 formed on the entrance of the first and second gaps 142 a, 142 b may be removed. The etch process may include an isotropic etch process.

By performing the isotropic etch process, a gate structure 156 including the barrier pattern 146 a, the first conductive pattern 150 a and the second conductive pattern 154 a may be formed in the first and second gaps 142 a, 142 b.

The second conductive pattern 154 a may cover an upper surface of the first conductive pattern and may fill the slit. As the second conductive pattern 154 a is formed, the slit may be removed from the gate structure 156.

In case that the gate structure includes the slit, deposition gasses and/or hydrogen gases have not escaped from the slit to remain in the slit. The above and underlying insulation patterns may be partially etched by the remaining gases, thereby causing a crack in the insulation pattern and inclination of the insulation pattern. Further, in case that the gate structure includes the slit, the above and underlying insulation patterns may become structurally unstable, so that the insulation pattern may be inclined downwardly or broken. As such, when the above and underlying insulation patterns are not formed to be stable, gate structures formed on and under the insulation pattern may be electrically connected to each other, thereby causing a short failure between two gate structures. However, according to example embodiments, because the slit is removed by the second conductive pattern 154 a, the above and underlying insulation pattern may have a stable structure, to thereby reduce or prevent a failure.

Referring to FIG. 20, an insulation spacer layer may be formed on the second blocking layer 144 and the second conductive pattern 154 a. The insulation spacer layer may be anisotropically etched to form an insulation spacer 160 on the sidewall of the trench 140.

Then, the insulation spacer 160 may be used as an etching mask to etch the second blocking layer 144 which is not covered by the insulation spacer 160. Accordingly, portions of the second blocking layer 144 on the second insulation pattern 110 a and the semiconductor substrate 100 may be removed.

A conductive layer may be formed on the insulation spacer 160, the semiconductor substrate 100 and the second insulation pattern 110 a to fill the trench. The conductive layer may be planarized until the top surface of the second insulation pattern 110 a is exposed, to form a common source line 162 in the trench. The common source line 162 may include tungsten. The common source line 162 may extend in the second direction.

The, although it is not illustrated in the figure, an upper insulation layer may be formed on the common source line 162 and the insulation spacer 160, and then, a contact plug may be formed to penetrate through the upper insulation layer to make contact with the pad pattern. A bit line may be formed to make contact with the contact plug.

The above processed may be performed to manufacture a vertical type semiconductor device.

FIGS. 21 and 22 are cross-sectional views illustrating a vertical type semiconductor device in accordance with example embodiments.

FIG. 22 is an enlarged cross-sectional view illustrating a portion “B” in FIG. 21.

The vertical type semiconductor device illustrated in FIGS. 21 and 22 may be substantially the same as the vertical type semiconductor device as described with reference to FIGS. 1, 2A, 2B and 3, except a shape of a gate structure.

Referring to FIGS. 21 and 22, a gate structure 156 a may include a barrier pattern 146 a, a first conductive pattern 150 b and a second conductive pattern 154 a.

The barrier pattern 146 a may be provided along a first portion, a second portion and a third portion of each of the first and second gaps 142 a, 142 b.

The first conductive pattern 150 b may be provided only on the first portion and third portion in the first and second gaps 142 a, 142 b. A slit 152 a may be provided between the first and second portions. That is, the first conductive pattern 150 b may not be formed on a portion of the sidewalls of the semiconductor pattern 114 exposed by the second gap 142 b and the channel structure 134 exposed by the first gap 142 a. Accordingly, a portion of the barrier pattern 146 a on the second portion of each of the first and second gaps 142 a, 142 b may be exposed by the first conductive pattern 150 b.

The second conductive pattern 154 a may be provided on the barrier pattern 146 a and the first conductive pattern 150 b. The second conductive pattern 154 a may fill the slit 152 a.

The vertical type semiconductor device may be manufactured by processes substantially the same as the processes described with reference to FIGS. 4 to 20.

But when the processes described with reference to FIGS. 15 and 16, as illustrated in FIG. 23, portions of the first conductive layer on the sidewalls of the semiconductor pattern 114 exposed by the second gap 142 b and the channel structure 134 exposed by the first gap 142 a may be removed.

According to a vertical type semiconductor device in accordance with example embodiments, a failure occurring due to a gate structure may be reduced or prevented. The vertical type semiconductor device may be applied to various electronic products.

While example embodiments have been particularly shown and described, it will be understood by one of ordinary skill in the art that variations in form and detail may be made therein without departing from the spirit and scope of the claims. 

What is claimed is:
 1. A vertical type semiconductor device, comprising: insulation patterns on a substrate, the insulation patterns being spaced apart from each other in a first direction perpendicular to a top surface of the substrate; a channel structure on the substrate and penetrating through the insulation patterns; a gate structure in a gap between the insulation patterns adjacent to each other in the first direction and the channel structure, the gate structure comprising a barrier pattern formed along surfaces of the insulation patterns and the channel structure in an inner portion of the gap; a first conductive pattern contacting in an inner portion of the barrier pattern, and the first conductive pattern formed along a surface of the barrier pattern; and a second conductive pattern in an inner portion of the first conductive pattern, wherein a sidewall of the gate structure is positioned at the inner portion of the gap, and wherein the second conductive pattern contacts the barrier pattern.
 2. The vertical type semiconductor device of claim 1, wherein the first conductive pattern comprises a first metal material, and the second conductive pattern comprises a second metal material.
 3. The vertical type semiconductor device of claim 1, wherein the first conductive pattern comprises tungsten.
 4. The vertical type semiconductor device of claim 1, wherein the second conductive pattern comprises titanium, titanium nitride, tantalum, or tantalum nitride.
 5. The vertical type semiconductor device of claim 1, wherein the barrier pattern surrounds a top surface, a sidewall, and a bottom surface of the first conductive pattern.
 6. The vertical type semiconductor device of claim 1, wherein the barrier pattern comprises titanium, titanium nitride, tantalum, or tantalum nitride.
 7. The vertical type semiconductor device of claim 1, wherein the first conductive pattern surrounds a surface of the second conductive pattern in the gap.
 8. The vertical type semiconductor device of claim 1, wherein the gap is defined as a space between surfaces of the above and underlying insulation patterns adjacent to each other in the first direction and the channel structure, the first conductive pattern is formed on the barrier pattern, which is formed along a top surface of the underlying insulation pattern, the channel structure and a bottom surface of the above insulation pattern, and a slit is between the first conductive patterns on the top surface of the underlying insulation pattern and the bottom surface of the above insulation pattern.
 9. The vertical type semiconductor device of claim 8, wherein the second conductive pattern fills in the slit.
 10. The vertical type semiconductor device of claim 1, further comprising: a blocking layer, wherein the blocking layer is formed along an inner surface of the gap and a sidewall of the insulation pattern of outside the gap, and the blocking layer contacts the inner surface of the gap and the sidewall of the insulation pattern outside of the gap.
 11. The vertical type semiconductor device of claim 10, wherein the blocking layer comprises aluminum oxide, zirconium oxide or hafnium oxide.
 12. The vertical type semiconductor device of claim 1, further comprising: an insulation spacer covering the sidewall of the gate structure and a sidewall of the insulation pattern of outside the gap.
 13. A vertical type semiconductor device, comprising: insulation patterns on a substrate, the insulation patterns being spaced apart from each other in a first direction perpendicular to a top surface of the substrate, the insulation pattern extending a second direction parallel to the top surface of the substrate; channel structures on the substrate, each channel structure penetrating through the insulation patterns; a gate structure in a gap between the insulation patterns adjacent to each other in the first direction and the channel structure, the gate structure extending in the second direction; and a trench extending in the second direction adjacent to sidewalls of a pattern structure including the insulation patterns and gate structures alternately and repeatedly stacked, the gate structure comprising a barrier pattern formed along surfaces of the insulation patterns and the channel structure in an inner portion of the gap; a first conductive pattern in an inner portion of the barrier pattern, and the first conductive pattern formed along a surface of the barrier pattern; and a second conductive pattern in an inner portion of the first conductive pattern, wherein a sidewall of the gate structure is positioned at the inner portion of the gap from an entrance of the gap in communication with the trench, and wherein second conductive pattern contacts the barrier pattern.
 14. The vertical type semiconductor device of claim 13, wherein the first conductive pattern comprises a first metal material, and the second conductive pattern comprises a second metal material.
 15. The vertical type semiconductor device of claim 13, wherein the barrier pattern surrounds a top surface, a sidewall, and a bottom surface of the first conductive pattern.
 16. The vertical type semiconductor device of claim 13, wherein the first conductive pattern surrounds a surface of the second conductive pattern in the gap.
 17. The vertical type semiconductor device of claim 13, further comprising: a blocking layer, wherein the blocking layer is formed along a surface of the gap and a sidewall of the insulation pattern of outside the gap, and the blocking layer contacts the surface of the gap and the sidewall of the insulation pattern outside of the gap.
 18. A vertical type semiconductor device, comprising: pattern structures including gate structures and insulation patterns alternately and repeatedly stacked on a substrate in a first direction perpendicular to a top surface of the substrate; channel structures penetrating through the insulation patterns; and a common source line between the pattern structures, extending in a second direction parallel with the top surface of the substrate and contacting the substrate, each of the gate structures comprising a barrier pattern formed along surfaces of the insulation patterns and the channel structure in an inner portion between neighboring insulation patterns; a first conductive pattern in an inner portion of the barrier pattern between the neighboring insulation patterns, the first conductive pattern including a first metal, and the first conductive pattern formed along a surface of the barrier pattern; and a second conductive pattern in an inner portion of the first conductive pattern, the second conductive pattern including a second metal different from the first metal, wherein a sidewall of the gate structure is positioned at the inner portion, and wherein the second conductive pattern contacts the barrier pattern.
 19. The vertical type semiconductor device of claim 18, wherein the first conductive pattern comprises tungsten, and the second conductive pattern comprises titanium, titanium nitride, tantalum or tantalum nitride.
 20. The vertical type semiconductor device of claim 18, wherein the first conductive pattern surrounds a surface of the second conductive pattern. 